Part Number Hot Search : 
20N50 KV1470F7 20N50 1000F 8291A 4HC404 10JLI F1100
Product Description
Full Text Search
 

To Download OXU210HP Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 OXU210HP
USB2.0 High-Speed Host, Peripheral, and OTG Controller
Description The Oxford Semiconductor OXU210HP is a single-chip, high-speed USB host and high-speed USB peripheral controller with integrated transceivers. It is the fourth controller in the family of integrated, low-cost, highperformance, On-The-Go (OTG) controllers that have been specifically designed for embedded systems. The OXU210HP operates up to 480 Mb/s, using a compatible EHCI-based core. It also includes an integrated transaction translator that supports full-speed (12 Mb/s) and low-speed (1.5 Mb/s) USB peripherals. The selectable 16- and 32-bit processor interface is compatible with a variety of CPUs. A large 72-Kbyte buffer has also been integrated to reduce interrupts and minimize CPU overhead. The OXU210HP supports all USB transfer modes (control, interrupt, bulk, and isochronous) and is supported with USB device drivers and the Oxford Semiconductor USBLink product suite. The USBLink host, peripheral, and OTG stacks have been ported to a wide variety of real time operating systems including VxWorks(R), ThreadX(R), and Nucleus(R). In addition, Oxford Semiconductor also makes available low-level controller drivers for other native USB stacks such as those included with Windows(R) CE and Linux(R) 2.6.x. Sample Applications Digital televisions Home media centers Portable media players Digital video cameras Digital still cameras Printers MP3 players External storage products Set-Top Boxes (STB) Personal Video Recorders (PVR) Personal Digital Assistants (PDA) 3G mobile phones DVD recorders
Copyright 2006, Oxford Semiconductor, Inc.
Features High-performance, high-speed USB dual-role (host/peripheral) controller Compatible with the USB Specification, Revision 2.0 for high-speed (480 Mb/s), full-speed (12 Mb/s), and low-speed (1.5 Mb/s) operations High-speed optimized host controller with transaction translator for complete backward compatibility with full-speed and low-speed products Two high-speed USB ports; one port remains host while the other can be configured as peripheral, host or On-The-Go (dual role) Simultaneous operation of both ports Choice of 16-bit or 32-bit configurable processor interface Fast microprocessor access cycle and double/multibuffering support for USB transfers Host interface contains support for common SoC DMA modes including bursting and slave request/acknowledge protocols Complete host, peripheral, and OTG software solutions for popular microprocessors using many of the most popular operating systems including VxWorks(R), Windows(R) CE 5.0 and Linux(R) 2.6.11 Advanced power management controls chip clocking and PHY function for very low power consumption Integrated on-chip VBUS voltage comparator and 100 mA charge pump 72 Kbytes of single-port SRAM provides space for data structures and buffer space for transfer data True transfer level operation, with transaction scheduling and handling (data sequence toggle, error retry, etc.), implemented in hardware Integrated PLL runs from a single 12-MHz crystal or an external 12-MHz clock source Packaging o 7x7 mm BGA, 84 ball, RoHS compliant o 14x14 mm LQFP, 128 pin, RoHS compliant Operating temperature range: -40 to 85 degrees C
June 2006, REV. 1.1
OXU210HP Architectural Block Diagram
SUPERIOR PERFORMANCE
Large internal RAM allows for multibuffering simultaneous streams. Retries due to USB NAK's are done in hardware - decreasing interrupts and lowering CPU and bus utilization.
OSC1 OSC2
PLL/ Clock
72 KB Buffer Memory Transaction Translator Host Controller
Test Control
TEST
ACK REQ
DMA Interface
HS OTG Xcvr 2 PORTS
2 ports allow multiple usage models; 2 Hosts, Host + Peripheral, or Host + OTG
Power Management
LOW POWER DESIGN
Multiple power and clock regions are available with software-controlled power saving modes. PLL and oscillator can be disabled for deepsleep state. Clock control block produces the lowest of four primary clock frequencies that meet the application's operational requirements. ADDR DATA CNTRL INT
Transaction Translator Host Controller Peripheral Controller
16/32 -bit Microprocessor Interface
HS OTG Xcvr
System Configuration & Control Registers
OTG Control
OTG LOGIC
Integrated hardware or software HNP options allow for more control of your software development.
SIMULTANEOUS OPERATION
Full host controller and peripheral controller implementations allow both to operate at the same time.
Windows is a registered trademark of Microsoft, Inc. ThreadX is a registered trademark of Express Logic, Inc. Nucleus is a registered trademark of Mentor Graphics Corporation. VxWorks is a registered trademark of Wind River Systems. Linux is a registered trademark of Linus Torvalds.
Contact Details
Oxford Semiconductor, Inc. 1768 McCandless Drive Milpitas, CA. 95035 USA Sales email: Website: sales@oxsemi.com http://www.oxsemi.com
Copyright 2006, Oxford Semiconductor, Inc.
June 2006, REV. 1.1


▲Up To Search▲   

 
Price & Availability of OXU210HP

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X